My hardware implementation of the DCPU-16 in Verilog RTL
My hardware implementation of the DCPU-16 in Verilog RTL
This is a pipelined hardware implementation of the DCPU-16 cpu designed by @notch for his new game 0x10c in Verilog RTL. It is written entirely in RTL Verilog and is fully synthesisable. While basically functional, there is still plenty of room for improvement. Took me a few days of hacking to get it out. I was only focused on functionality so there is plenty of room to reduce chip resource usage - primarily in the EA calculator. I will still continue to work on it in the short term to iron out any kinks.
Share cardActual performance
Launch Intel predictions
Analyze your own launch →Incorrect prediction on native model
Similar products
Record in both 16:9 and 9:16 at the same time
Ansible playbook for setting up Macbook Pro hardware on Ubuntu 16.04
LBreakoutHD is a scaleable 16:9 remake of LBreakout2 ported for the web
I made SOL75 – a compiler for hardware
Microcontroller with hardware-accelerated Lua VM
IoT, Hardware
808 16-beat sequencer
SIPGO v0.16.0 Released
Trivia 16
I'm 16, and I made a thing