Minimax – A Compressed-First, Microcoded RISC-V CPU
Minimax – A Compressed-First, Microcoded RISC-V CPU
RISC-V's compressed instruction (RVC) extension is intended as an add-on to the regular, 32-bit instruction set, not a replacement or competitor. Its designers intended RVC instructions to be expanded into regular 32-bit RV32I equivalents via a pre-decoder. What happens if we explicitly architect a RISC-V CPU to execute RVC instructions, and "mop up" any RV32I instructions that aren't convenient via a microcode layer? What architectural optimizations are unlocked as a result? "Minimax" is an experimental RISC-V implementation intended to establish if an RVC-optimized CPU is, in practice, any simpler than an ordinary RV32I core with pre-decoder. While it passes a modest test suite, you should not use it without caution. (There are a large number of excellent, open source, "little" RISC-V implementations you should probably use reach for first.)
Share cardActual performance
Launch Intel predictions
Analyze your own launch →Correct prediction on native model
Similar products
Harvard CPU in Verilog and Assembler in Go
H2 Forth CPU
CPU Databse, CPU, Processors, Mobile CPU, CPU List
Video about the CPU vulnerability Zenbleed (CVE-2023-20593)
Online CPU profiler for Golang
CPU Mflops in 6 languages
Metaballs Implementation in the CPU and GPU
Superscalar RISC-V CPU written in Clash
CPU Ranking
Animation CPU